


# VINE\_AMD Richland DIS/UMA (14"/15.6"/17.3")





## B



## 1.

1

[illegible][illegible]



Place caps with APU < 1 inch  
route PCIe as 85ohm +/- 10%

DP0 output to  
eDP to LVDS converter

Display port power 1.5V min 1.2v max : 1.65v

11/27:for eDP dual channel


4/19 HDMI change to DP2 for Comal.

DP2 output to  
HDMI connector

note --HDMI P&N can not swap


Note: CLK\_APU\_HCLKP/N is 100MHZ SSC

Note: CLK\_DP\_NSSCP/N is 100MHZ non-SSC




11/27:remove for Power no use

Thermal



2/8 : PV change  
to short pad



U26D

DP0\_TXP[0]

DP0\_TXN[0]

DP0\_TXP[1]

DP0\_TXN[1]

DP0\_TXP[2]

DP0\_TXN[2]

DP0\_TXP[3]

DP0\_TXN[3]

DP1\_TXP[0]

DP1\_TXN[0]

DP1\_TXP[1]

DP1\_TXN[1]

DP1\_TXP[2]

DP1\_TXN[2]

DP1\_TXP[3]

DP1\_TXN[3]

DP2\_TXP[0]

DP2\_TXN[0]

DP2\_TXP[1]

DP2\_TXN[1]

DP2\_TXP[2]

DP2\_TXN[2]

DP2\_TXP[3]

DP2\_TXN[3]

CLK\_APU\_P

CLK\_APU\_N

CLK\_DP\_P

CLK\_DP\_N

SVC

SVD

APU\_SVT\_R

APU\_SIC

APU\_SID

APU\_RST#

APU\_PWRGD

APU\_PROCHOT#

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94

TP23

APU\_THERMTRIP#

APU\_ALERT

APU\_TDI

APU\_TDO

APU\_TCK

APU\_TMS

APU\_TRST#

APU\_DBRDY

APU\_DBREQ#

VSS\_SENSE

VDDP\_SENSE

VDDNB\_SENSE

VDDIO\_SENSE

VDD\_SENSE

VDDR\_SENSE

TP21

TP27

TP94


TP23




APU\_THERMTRIP#

APU\_ALERT

## APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V






CLK\_REQ2# internal pull Hi 8.2K to +3V  
CLK\_REQ3# internal pull Hi 8.2K to +3V  
CLK\_REQ4# internal pull Hi 8.2K to +3V

This pin is used to power down VGA DAC regulators when CRT no connected



GEVENT16# internal pull Hi 8.2K to +3V5S  
GEVENT15# internal pull Hi 8.2K to +3V5S

12/11:reserved



Board ID [5:7]	Definition
000	Reserve (Default = 000)

To Azalia



GEVENT0# internal pull Hi 8.2K to +3V  
GEVENT1# internal pull Hi 8.2K to +3V

GEVENT23# internal pull Hi 8.2K to +3V  
GEVENT5# internal pull Hi 8.2K to +3V5S

PCIE\_WAKE# no need to pull Hi resistor from check list

2/9:PV change to short pad

2/9:PV change to short pad

For Zero ODD

HD audio interface is +3V\_S5 voltage

TP59

TP53

TP64

TP116

TP70

TP117

TP108

TP61

TP67

TP68

TP106

TP107

TP109

TP110

TP111

TP112

TP113

TP114

TP115

TP116

TP117

TP118

TP119

TP120

TP121

TP122

TP123

TP124

TP125

TP126

TP127

TP128

TP129

TP130

TP131

TP132

TP133

TP134

TP135

TP136

TP137

TP138

TP139

TP140

TP141

TP142

TP143

TP144

TP145

TP146

TP147

TP148

TP149

TP150

TP151

TP152

TP153

TP154

TP155

TP156

TP157

TP158

TP159

TP160

TP161

TP162

TP163

TP164

TP165

TP166

TP167

TP168

TP169

TP170

TP171

TP172

TP173

TP174

TP175

TP176

TP177

TP178

TP179

TP180

TP181

TP182

TP183

TP184

TP185

TP186

TP187

TP188

TP189

TP190

TP191

TP192

TP193

TP194

TP195

TP196

TP197

TP198

TP199

TP200

TP201

TP202

TP203

TP204

TP205

TP206

TP207

TP208

TP209

TP210

TP211

TP212

TP213

TP214

TP215

TP216

TP217

TP218

TP219

TP220

TP221

TP222

TP223

TP224

TP225

TP226

TP227

TP228

TP229

TP230

TP231

TP232

TP233

TP234

TP235

TP236

TP237

TP238

TP239

TP240

TP241

TP242

TP243

TP244

TP245

TP246

TP247

TP248

TP249

TP250

TP251

TP252

TP253

TP254

TP255

TP256

TP257

TP258

TP259

TP260

TP261

TP262

TP263

TP264

TP265

TP266

TP267

TP268

TP269

TP270

TP271

TP272

TP273

TP274

TP275

TP276

TP277

TP278

TP279

TP280

TP281

TP282

TP283

TP284

TP285

TP286

TP287

TP288

TP289

TP290

TP291

TP292

TP293

TP294

TP295

TP296

TP297

TP298

TP299

TP300

TP301

TP302

TP303

TP304

TP305

TP306

TP307

TP308

TP309

TP310

TP311

TP312

TP313

TP314

TP315

TP316

TP317

TP318

TP319

TP320

TP321

TP322

TP323

TP324

TP325

TP326

TP327

TP328

TP329

TP330

TP331

TP332

TP333

TP334

TP335

TP336

TP337

TP338

TP339

TP340

TP341

TP342

TP343

TP344

TP345

TP346

TP347

TP348

TP349

TP350

TP351

TP352

TP353

TP354

TP355

TP356

TP357

TP358

TP359

TP360

TP361

TP362

TP363

TP364

TP365

TP366

TP367

TP368

TP369

TP370

TP371

TP372

TP373

TP374

TP375

TP376

TP377

TP378

TP379

TP380

TP381

TP382

TP383

TP384

TP385

TP386

TP387

TP388

TP389

TP390

TP391

TP392

TP393

TP394

TP395


TP396

TP397

TP398








STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH		ALLOW PCIE Gen2 DEFAULT		USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE ENABLED DEFAULT
PULL LOW		FORCE PCIE Gen1		IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE DISABLED


DEBUG STRAPS



FCH has 15K Internal Pull Up for PCI\_AD[27:23]



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

FCH PWRGD








DDR3-DIMM1 H=4.0\_RVS  
 ddr-ddrk-20401-tp4b-204p-ruv  
 DGMK0000158  
 SOCKET DDR3 SODIMM(204P,H4.0,RVS)QBCCN



2,4,6,8,9,10,12,19,20,21,22,23,24,25,26,27,28,29,30,38  
 +3V  
 2,3,4,5,12,33,38  
 +1.35VSUS  
 12,33  
 +0.65V\_DDR\_VTT

### Place these Caps near So-Dimm0.



**PROJECT : Y23**  
**Quant Computer Inc.**

Size Custom Document Number System Memory 1/2 (4H)  
 Date: Wednesday, April 23, 2014 Sheet 11 of 41




### DDR3 Thermal Sensor





Size Custom	Document Number <b>System Memory 2/2 (4H)</b>	Re 1
Date: Wednesday, April 23, 2014		Sheet 12 of 41

G781-1P8(9Ah)  
EMC1412-2-ACZL-TR(9Ah)  
EMC1412-1-ACZL-TR(98h)  
TMP431ADGKR(98h)











CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	0
			X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0
AUD[0]	VSYNC	SEE DATABOOK FOR DETAIL	0
RSVD	GENERICC	RESERVED	0


NOTE1: AMD RESERVED CONFIGURATION STRAPS				
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.				
GPIO21	H2SYNC	GENERICC	GPIO8	GPIO2


POWER UP / POWER DOWN SEQUENCE











+SWR\_LX

+TRAVIS1.2V

L12  
4.7uH\_1A

R79  
0.8

C69  
22u/6.3VS\_6

C68  
0.1u/10V\_4

C49  
0.1u/10V\_4



C60  
0.1u/10V\_4

Close to Pin17

Close to Pin43

Close to Pin11


SWR: Stuff L16  
LDO: Stuff R58






# HDMI Conn.

## HDMI SMBus Isolation





Close to HDMI connector

## 2/9:modify for HDMI fail




## HDMI HPD SENSE


















for EMI request


## 12/26:PV update footprint






<https://www.facebook.com/casalaptopguide>

# Audio Codec










FCE :NS681684 .DB0LE6LAN20



6 CLK\_PCIE\_REQ2#  CLK\_PCIE\_REQ2# R539 \*0.4/5 CLK\_PCIE\_REQ2# R  
2/9:change to short pad

2/9:change to short pad

$$Z_{diff} = 100 \text{ ohm}$$

Please add 9 GND VIAs  
connection with thermal PAD

**R357 need colse to Chip**

**CARD READER**  
CN13

CLOSE CONN

Change footprint to  
sdc card-psdbtc-09glbs1nn4h3-11p

Reserve for EMI

SD_D0	EC33	5.6P/16V 4
SD_D1	EC32	5.6P/16V 4
SD_D2	EC51	5.6P/16V 4
SD_D3	EC47	5.6P/16V 4




NB5


**PROJECT : Y23**  
Quanta Computer Inc.

Size Custom	Document Number <b>RTS5239 &amp; CR SOCKET</b>	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 26 of 41


## Power Button Connector



## CPU FAN



## Hole





## FAN




27

## SATA HDD Connector(Cable type)






## Touch Pad




## SATA ODD CONNECTOR




### NEW Type Bypass CAP close conn



## KEYBOARD Con.



12/11:reserve for EMI




### USB 2.0/3.0 Combo



## 2/9:Del co-lay resistor

12/26:PV  
update  
footprint  
**USB 3.0**




12/6:modify footprint & change to 100u


For Envy SKU stuff

Envy	SKU	no stuff
0	0	0
0	1	0
0	2	0
0	3	0
0	4	0
0	5	0
0	6	0
0	7	0
0	8	0
0	9	0
0	10	0
0	11	0
0	12	0
0	13	0
0	14	0
0	15	0
0	16	0
0	17	0
0	18	0
0	19	0
0	20	0
0	21	0
0	22	0
0	23	0
0	24	0
0	25	0
0	26	0
0	27	0
0	28	0
0	29	0
0	30	0
0	31	0
0	32	0
0	33	0
0	34	0
0	35	0
0	36	0
0	37	0
0	38	0
0	39	0
0	40	0
0	41	0
0	42	0
0	43	0
0	44	0
0	45	0
0	46	0
0	47	0
0	48	0
0	49	0
0	50	0
0	51	0
0	52	0
0	53	0
0	54	0
0	55	0
0	56	0
0	57	0
0	58	0
0	59	0
0	60	0
0	61	0
0	62	0
0	63	0
0	64	0
0	65	0
0	66	0
0	67	0
0	68	0
0	69	0
0	70	0
0	71	0
0	72	0
0	73	0
0	74	0
0	75	0
0	76	0
0	77	0
0	78	0
0	79	0
0	80	0
0	81	0
0	82	0
0	83	0
0	84	0
0	85	0
0	86	0
0	87	0
0	88	0
0	89	0
0	90	0
0	91	0
0	92	0
0	93	0
0	94	0
0	95	0
0	96	0
0	97	0
0	98	0
0	99	0
0	100	0
0	101	0
0	102	0
0	103	0
0	104	0
0	105	0
0	106	0
0	107	0
0	108	0
0	109	0
0	110	0
0	111	0
0	112	0
0	113	0
0	114	0
0	115	0
0	116	0
0	117	0
0	118	0
0	119	0
0	120	0
0	121	0
0	122	0
0	123	0
0	124	0
0	125	0
0	126	0
0	127	0
0	128	0
0	129	0
0	130	0
0	131	0
0	132	0
0	133	0
0	134	0
0	135	0
0	136	0
0	137	0
0	138	

## Touch screen




12/12:modify for cost saving



**PROJECT : Y23**  
**Quanta Computer Inc.**

Size Custom Document Number **WLAN/G-Sensor/GLCK/TPM** Rev 1A

Date: Wednesday, April 23, 2014 Sheet 29 of 41



MBCLK2	C561	*10P/50V 4	
MBDATA2	C562	*10P/50V 4	

er

## +3VPCU




10K/E 4 GRD12 10K/E 4



for load code


BIOS\_RD# \*0 4/S R195 EC BIOS\_RD# EC BIOS\_RD#





**+3.3 Volt +/- 5%**  
**Countinue current:4A**  
**Peak current:6A**  
**OCP minimum:7.5A**


+3VS5 6,8,9,10,22,23,28,29,30,34,35,36,38,39,41  
+5VS5 22,28,29,33,34,35,36,37,38,39




**+5 Volt +/- 5%**  
**Countinue current:4A**  
**Peak current:6A**  
**OCP minimum:7.5A**

Reserve for USB Charge



USB Charge support	Ra	Rb
Vine (No support)	Stuff	NA
Envy (Support)	NA	Stuff








<https://www.facebook.com/casalaptopguide>


+1.35VSUS 2,3,4,5,11,12,38




+VIN	20,24,28,31,32,33,35,36,37,38,39,40,41
+3VSS	6,8,9,10,22,23,28,29,30,32,35,36,38,39,41
+5VSS	22,28,29,32,33,35,36,37,38,39
+5VPCU	31,32





 <b>NB5</b>	<b>PROJECT : Y23</b> <b>Quanta Computer Inc.</b>		
	Size Custom	Document Number <b>+1.IV55 (AOZ1267)/2.5V</b>	Rev 1A
Date: <b>Wednesday, April 23, 2014</b>		Sheet <b>85</b>	of <b>41</b>




CPU TYPE	MOSFET
25W	1H2L/1phase
19W	1H1L/1phase




CPU CORE Volt (25W)  
Countinue current:20A  
Peak current:34A  
OCP minimum:39A






CPU TYPE	MOSFET
25W	1H2L/1phase
19W	1H1L/1phase



VDDNB Volt  
Countinue current:14.1A  
Peak current:24.1A  
OCP minimum:37A





2,4,6,8,9,10,11,12,19,20,21,22,23,24,25,26,27,28,29,30 +3V  
21,22,23,24,27,28 +5V  
20,24,28,31,32,33,34,35,36,37,39,40,41 +VIN  
6,8,9,10,22,23,28,29,30,32,34,35,36,39,41 +3VS5  
22,28,29,32,33,34,35,36,37,39 +3VLANVCC  
25,29



**PROJECT : Y23**  
**Quanta Computer Inc.**

Size Custom Document Number  
Dis-charge IC (SLG55448)  
Date: Wednesday, April 23, 2014 Sheet 88 of 41 Rev 1A



